THISTITUTE OF ARE	SKIT	Teaching Process	Rev No.: 1.0
A LOTOLO	Doc Code:	EC.SKIT.Ph5b1.F02	Date: 11-07-2019
*BANGALORE*	Title:	Course Plan	Page: 1 / 31

\_

# Table of Contents

17EC53 : Verilog HDL	.2
A. COURSE INFORMATION	2
1. Course Overview	2
2. Course Content	2
3. Course Material	3
4. Course Prerequisites	3
B. OBE PARAMETERS	4
1. Course Outcomes	4
2. Course Applications	4
3. Articulation Matrix	
4. Mapping Justification	5
5. Curricular Gap and Content	
6. Content Beyond Syllabus	7
C. COURSE ASSESSMENT	. 7
1. Course Coverage	
2. Continuous Internal Assessment (CIA)	
D1. TEACHING PLAN – 1	. 8
Module – 1	8
Module – 2	9
E1. CIA EXAM – 1	10
a. Model Question Paper – 1	10
b. Assignment –1	11
D2. TEACHING PLAN – 2	13
Module – 3	13
Module – 4	14
E2. CIA EXAM – 2	16
a. Model Question Paper – 2	16
b. Assignment – 2	16
D3. TEACHING PLAN – 3	19
Module – 5	19
E3. CIA EXAM – 3	20
a. Model Question Paper – 3	20
b. Assignment – 3	20
F. EXAM PREPARATION	22
1. University Model Question Paper	22
2. SEE Important Questions	23

	SKIT	Teaching Process	Rev No.: 1.0
SILV NS + BANGALOFE	Doc Code:	EC.SKIT.Ph5b1.F02	Date: 11-07-2019
	Title:	Course Plan	Page: 2 / 31

Note : Remove "Table of Content" before including in CP Book

Each Course Plan shall be printed and made into a book with cover page

Blooms Level in all sections match with A.2, only if you plan to teach / learn at higher levels

## 17EC53 : Verilog HDL

### A. COURSE INFORMATION

#### 1. Course Overview

Degree:	BE	Program:	UG
Year / Semester :	3/5	Academic Year:	2019-20
Course Title:	VERILOG HDL	Course Code:	17EC53
Credit / L-T-P:	4/4-0-0	SEE Duration:	180 Minutes
Total Contact Hours:	50	SEE Marks:	80 Marks
CIA Marks:	20	Assignment	1 / Module
Course Plan Author:	NARASIMHA MURTHY R	Sign	Dt:
Checked By:	Dr. DEVANANDA S N	Sign	Dt:

### 2. Course Content

Mod	Module Content	Teaching	Module	Blooms
ule		Hours	Concepts	Level
1	Overview of Digital Design with Verilog HDL	10	Fundamental	L2,L3
	Evolution of CAD, emergence of HDLs, typical HDL-flow,		of HDL	
	why Verilog HDL?, trends in HDLs.			
	Hierarchical Modeling Concepts		Design	
	Top-down and bottom-up design methodology, differences		methodologie	
	between modules and module instances, parts of a		s	
	simulation, design block,stimulus block.			
2	Basic Concepts	10	Basics of	L2,L3
	Lexical conventions, data types, system tasks, compiler		verilog	
	directives.		programming	
	Modules and Ports		and syntax	
	Module definition, port declaration, connecting ports,			
	hierarchical name referencing			
3	Gate-Level Modeling	14	Verilog	L2,L3
	Modeling using basic Verilog gate primitives, description of		programming	
	and/or and buf/not type gates, rise, fall and turn-off			

MISTITUTE OF ARE	SKIT	Teaching Process	Rev No.: 1.0
Sal Kais	Doc Code:	EC.SKIT.Ph5b1.F02	Date: 11-07-2019
*BANGALORE*	Title:	Course Plan	Page: 3 / 31
C . 1. 02017		· · ·	

	delays, min, max, and typical delays <b>Data-flow Modeling</b> Continuous assignments, delay specification, expressions, operators, operands, operator types	at Gate-level and data flow level	
4	<b>Behavioral Modeling</b> Structured procedures, initial and always, blocking and non-blocking statements. delay control, generate statement, event control, conditional statements, Multi-way branching, loops, sequential and parallel blocks.	Verilog programming at behaviourallev el modeling	L2,L3
5	Introduction to VHDL Introduction: Why use VHDL?, Shortcomings, Using VHDL for Design Synthesis, Design tool flow, Font conventions. Entities and Architectures: Introduction, A simple design, Design entities, Identifiers, Data objects, Data types, and Attributes	VHDL Programming	L2,L3

### 3. Course Material

Module	Details	Available			
1	Text books				
	Samir Palnitkar, "				
	Verilog HDL: A Guide to Digital Design and Synthesis", Pearson Education,				
	Second Edition.				
	Kevin Skahill, "VHDL for Programmable Logic", PHI/Pearson education,				
	2006				
2	Reference books				
	Donald E. Thomas, Philip R. Moorby, "The Verilog Hardware Description	In dept			
	Language", Springer Science+Business Media, LLC, Fifth edition.				
	Michael D. Ciletti, "Advanced Digital Design with the Verilog HDL" Pearson				
	(Prentice Hall), Second edition.				
	Padmanabhan, Tripura Sundari, "Design through Verilog HDL", Wiley, 2016				
3	Others (Web, Video, Simulation, Notes etc.)				
	https://www.youtube.com/watch?v=BI_2p9E6kXE	Available			
	<ul> <li>https://www.youtube.com/watch?v=z2ivjyBiTG8</li> <li>https://www.youtube.com/watch?v=6z57UkOKpKA</li> </ul>				
	<ul> <li>https://www.youtube.com/watch?v=6g57UkQKpKA</li> <li>https://www.youtube.com/watch?v=CUgIisaMbS4</li> </ul>				
	<ul> <li>https://www.youtube.com/watch?v=CsnZ9K0fPl8</li> </ul>				

	SKIT	Teaching Process	Rev No.: 1.0		
Salar Krige	Doc Code:	EC.SKIT.Ph5b1.F02	Date: 11-07-2019		
& ANGALORE	Title:	Course Plan	Page: 4 / 31		
Copyright ©2017. cAAS. All rights reserved.					
	<ul> <li>https://wv</li> </ul>	vw.youtube.com/watch?v=39SvQ55e7po			
	<ul> <li>https://w</li> </ul>				
	https://ww				
	<ul> <li>https://wv</li> </ul>	vw.youtube.com/watch?v=1MSDwnLEHks			
	<ul> <li>https://wv</li> </ul>	vw.youtube.com/watch?v=VUEFqHdh0L0			
	• https://w	ww.youtube.com/watch?v=IX4aK7Buv_Y			
	https://wv	vw.youtube.com/watch?v=9YQss26VcBw			
	<ul> <li>https://www.</li> </ul>	vw.youtube.com/watch?v=uSLJ0UQvzfQ			
	<ul> <li>https://www.</li> </ul>	vw.youtube.com/watch?v=zwg2fIo3sJQ			
	<ul> <li>https://www.</li> </ul>	vw.youtube.com/watch?v=TKMFpg3yKT0			
		vw.youtube.com/watch?v=VBUyqOyeueI			
	<ul> <li>https://www.</li> </ul>	vw.youtube.com/watch?v=xmeAM0BfNck			
	• https://w	ww.youtube.com/watch?v=fPIJTh1ZfYU			

#### 4. Course Prerequisites

SNo	Course	Course Name	Module / Topic / Description	Sem	Remarks	Blooms
	Code					Level
1	17ELN2	Basic electronics	3/Digital electronics/ Knowledge	1		L2
	5		on Basic gates			
2	17EC33	Digital	2/Analysis and design of	3		L2,L3,
		electronics	combinational logic/Knowledge			L4
			of Combinational			
			and sequential logic circuits			
3	17EC33	Digital	3/Flip–flops/Knowledge of	3		L2,L3,
		electronics	Combinational			L4
			and sequential logic circuits			

Note: If prerequisites are not taught earlier, GAP in curriculum needs to be addressed. Include in Remarks and implement in B.5.

### **B. OBE PARAMETERS**

#### 1. Course Outcomes

#	COs	Teach.	Concept	Instr	Assessmen	Blooms'
		Hours		Method	t Method	Level
17EC53.1	Understanding the need of HDLs	05	Hardware	Lecture	Slip Test	L2
	and CAD tools in digital system		Description			Understand
	design.		Language			
17EC53.2	Acquiring the knowledge on	05	Design	Lecture	Slip Test	L2
	hierarchical design methodologies		methodology			Understand

STITUTE OF THE	SKIT	Tea	ching F	rocess		Rev No.:	Rev No.: 1.0	
A State of the sta	Doc Code:	EC.SKIT.Ph5b1.F02				Date: 11	-07-2019	
84NGALORE	Title:	Course Plan				Page: 5	/ 31	
	7. cAAS. All rights reserved to solve die							
	to solve dig problems	gital system design						
	•	structure of verilog	10	Verilog	Lecture	Assignmen	L3	
	program.	structure of vernog	10	programmin	Lecture	t and Slip	Apply	
	p. e g. a			g		Test		
				syntax				
17EC53.4	Understand	Verilog Tasks and		Tasks and	Lecture	Assignmen	L2	
	Directives.			Directives.		t and Slip	Understand	
						Test		
17EC53.5	Design digita	l circuits using gate	06	Verilog	Lecture	Assignmen	L3	
	level modeling	) with test bench		programmin	and	t and Slip	Apply	
				g at gate	Tutorial	Test		
				level				
		circuits using data-	06	Verilog		Assignmen		
	flow level mod	leling with test bench		programmin	and	t and Slip	Apply	
				g at data-	Tutorial	tes		
175652.7		nal alumatina analara	07	flow level		<b>A</b> :	1.2	
17EC53.7		-		Verilog		Assignmen	L3	
	test bench	/le of modeling with		programmin ~	and Tutorial	t and Slip	Apply	
	lest bench			g in behavioral		test		
				level				
17EC53.8	Acquiring the	knowledge on basics	07		Lecture	Assignmen	L2	
		d difference between	••	Fundamental		t and Slip	Understand	
	verilog and VH			S	Tutorial	-		
	-	circuits using VHDL	06	VHDL	Lecture	Assignmen	L3	
	programming.	-		Programmin		t	Apply	
				g				

Note: Identify a max of 2 Concepts per Module. Write 1 CO per concept.

Total

### 2. Course Applications

-

SNo	Application Area	CO	Level
1	Understanding the design of digital system	CO1	L2
2	Understanding verilog programming techniques	CO2	L2
3	Apply Verilog programming at gate level in design of System on Chip	CO3	L3
4	Apply Verilog programming at data flow level in design of ASIC	CO4	L3
5	Apply Verilog programming at behavioral level in design of microprocessors	CO5	L3
6	Apply Verilog programming at behavioral level in design of microcontrollers	CO6	L3
7	Understanding VHDL programming techniques	C07	L2
8	Apply VHDL programming in the design of digital circuits	CO8	L3

58

-

Note: Write 1 or 2 applications per CO.

-

-

-



#### 3. Articulation Matrix

#### (CO – PO MAPPING)

_	Course Outcomes	Program Outcomes												
#	COs	PO	PO2	PO	PO	PO	PO6	PO	PO	PO9	PO	PO	PO	Level
		1		3	4	5		7	8		10	11	12	
17EC53.1	Understanding the need of	3	3	3	3	3				2				L2
	HDLs and CAD tools in digital system design.													
17EC53.2	Acquiring the knowledge on	3	3	3		3				2				L3
	hierarchical design													
	methodologies to solve digital													
	system design problems													
17EC53.3	Analyzing the structure of verilog program.	3	3			3				2				L3
17EC53.4	Understand Verilog Tasks and Directives.	3				3				2				L2
17EC53.5	Design digital circuits using gate level modeling with test bench		3	3	3	3				2				L3
17EC53.6	Design digital circuits using data-flow level modeling with test bench		3	3	3	3				2				L3
17EC53.7	Design digital circuits using behavioral style of modeling with test bench		3	3	3	3				2				L3
17EC53.8	Acquiring the knowledge on	2				3				1				L2
	basics of VHDL and difference													
	between verilog and VHDL													
17EC53.9	Design digital circuits using	2	3	3	3	3				2				L3
	VHDL programming.													

#### 4. Mapping Justification

Mapping		Justification		
			Level	
CO	CO PO -			
C01	PO1	Knowledge of basic HDL is required to build any digital system systems	L1	
C01			L3	

STHSTITUTE OF A	SKIT	Teaching Process Rev No.: 1	.0				
COOLUME	Doc Code:	EC.SKIT.Ph5b1.F02 Date: 11-	07-2019				
*BANGALORE*	Title:	Course Plan Page: 7 /	31				
_	AAS. All rights reser						
C01	PO3	Design and development is required.	L3				
CO1	PO5	Tool is available for simulation.	L3 L3				
CO1	PO9	nvolves lab experiments, mini projects, projects and					
CO2	PO1	internships.	L1				
02	POT	nowledge of hierarchical design methodologies is required in uilding complex digital systems.					
CO2	PO2	Optimizing the complex problems for efficient implementation	L3				
002	102	requires knowledge of modularity.	25				
CO2	PO3	Design and computing of digital system that meet specific	L3				
		needs.					
CO2	PO4	Digital system design methodologies required for snslyding the	L3				
		complex digital systems.					
CO2	PO5	Tool exists for design and implementation.	L3				
CO2	PO9	Digital system design knowledge is required to carryout projects	L3				
		and internships in VLSI domain.					
CO3	PO1	Verilog programming syntax is required in building digital	L3				
		system design.					
CO3	PO2	Compact and efficient system implementation.	L3				
CO3	PO5	Tool exists for verilog design.	L3				
CO3	PO9	Structure of programming syntax needed for lab experiments.	L3				
CO4	PO1	Knowledge of tasks and directives are required for solutions of	L1				
		complex engineering problems.					
CO4	PO5	Existing tools uses the directives for providing results.	L3				
CO4	PO9	Directives and tasks are used for every lab programs.	L3				
CO5	PO1	Required to build solutions of complex engineering problems.	L3				
CO5	PO2	Analysis of digital systems working requires the simulation and hardware implementation.	L3				
CO5	PO3	Complex engineering systems start with gate level designing.	L3				
CO5	PO4	Tool exists for gate level design.	L3				
CO5	PO9	Gate level modeling is the one way to design digital systems in	L3				
		projects and lab experiments.					
CO6	PO1	Required to build solutions of complex engineering problems.	L3				
CO6	PO2	Analysis of digital systems working requires the simulation and	L3				
		hardware implementation.					
CO6	PO3	Complex engineering systems start with dataflow level	L3				
		designing.					
CO6	PO4	Tool exists for gate level design.	L3				
CO6	PO9	dataflow level modeling is the one way to design digital systems	L3				
		in projects and lab experiments.					
C07	PO1	Required to build solutions of complex engineering problems.	L3				
C07	PO2	Analysis of digital systems working requires the simulation and	L3				

STITUTE OF ARE	SKIT	Teaching Process Rev No	.: 1.0		
1 POTONI	Doc Code:	EC.SKIT.Ph5b1.F02 Date: 1	1-07-2019		
BANGALORE	Title:	Course Plan Page: 8	/ 31		
Copyright ©2017.	cAAS. All rights rese	rved.			
		hardware implementation.			
C07	PO3	O3 Complex engineering systems start with behavioral level			
		designing.			
C07	PO4	Tool exists for gate level design.	L3		
C07	PO9	behavioral level modeling is the one way to design digital	L3		
		systems in projects and lab experiments.			
CO8	PO1	Required for solution of complex engineering problems. L3			
CO8	PO5	Modern tool exists for vhdl and verilog.			
C08	PO9	All interfacing programs to be done with both verilog and vhdl.			

08	PO5	modern tool exists for vhal and verlig.	L3
CO8	PO9	All interfacing programs to be done with both verilog and vhdl.	L3
CO9	PO1	Required to build solutions of complex engineering problems.	L2
CO9	PO2	Analysis of digital systems working requires the simulation and	L3
		hardware implementation.	
CO9	PO3	Complex engineering systems to be done vhdl.	L3
CO9	PO4	Tool exists for gate level design.	L3
CO9	PO9	VHDL is the one way to design digital systems in projects and	L3
		lab experiments.	

Note: Write justification for each CO-PO mapping.

### 5. Curricular Gap and Content

SNo	Gap Topic	Actions Planned	Schedule Planned	<b>Resources Person</b>	PO Mapping
1					
2					
3					
4					
5					

Note: Write Gap topics from A.4 and add others also.

### 6. Content Beyond Syllabus

SNo	Gap Topic	Actions Planned	Schedule Planned	<b>Resources Person</b>	PO Mapping
1					
2					
3					
4					
5					
6					
7					
8					

RANK REAL PROVIDED IN THE REAL PROVIDED INTERPOVED IN THE REAL PROVIDED IN THE REAL PROVIDED IN THE REAL PROVIDED INTERPOVED IN		SKIT		Tea	ching Process	Rev No	o.: 1.0
		Doc Code:	EC.SI	KIT.Ph5b1.F02		Date:	11-07-2019
BANG	ALORE	Title:	Cour	se Plan		Page:	9 / 31
Copyright	©2017.	cAAS. All rights reser	ved.				
9							
10							
					1		]

Note: Anything not covered above is included here.

### C. COURSE ASSESSMENT

### 1. Course Coverage

Mod	Title	Teaching		1	-		Exam		CO	Levels
ule		Hours	CIA-	CIA-	CIA-	Asg	Extra	SEE		
#			1	2	3		Asg			
1	Overview of Digital Design with	10	2	-	-	1	1	2	CO1,	L2, L3
	Verilog HDL and Hierarchical								CO2	
	Modeling Concepts									
2	Basic Concepts and Modules and	10	2	-	-	1	1	2	CO3,	L3 L3
	Ports								CO4	
3	Gate Level Modeling and Data	12	-	2	-	1	1	2	CO5,	L3, L3
	flow Modeling								CO6	
4	Behavioral Modeling	14	-	2	-	1	1	2	C07	L23 L3
5	Introduction to VHDL and	12	_	-	4	1	1	2	CO8,	L2, L3
									CO9	
-	Total	58	4	4	4	5	5	10	-	-

Note: Distinct assignment for each student. 1 Assignment per chapter per student. 1 seminar per test per student.

#### 2. Continuous Internal Assessment (CIA)

Evaluation	Weightage in Marks	СО	Levels
CIA Exam - 1	15	C01, C02,C03, C04	L2, L3,
CIA Exam - 2	15	C05,C06,C07	L2, L3,
CIA Exam - 3	15	CO8,CO9	L2, L3,
Assignment – 1	03	C01, C02,C03, C04	L2, L3,
Assignment – 2	03	C05,C06,C07	L2, L3,
Assignment – 3	03	CO8,CO9	L2, L3,
Seminar – 1	02	C01, C02,C03, C04	L2, L3, L4,
Seminar – 2	02	C05,C06,C07	L2, L3, L4,
Seminar – 3	02	CO8,CO9	L2, L3, L4,

THISTITUTE OF THE	SKIT	Teachi	ng Process	Rev No.: 1.0
SIAN KRIS	Doc Code:	EC.SKIT.Ph5b1.F02		Date: 11-07-2019
BANGALORE	Title:	Course Plan		Page: 10 / 31
Copyright ©2017.	cAAS. All rights reserv	ved.		· · · · · · · · · · · · · · · · · · ·
Other Activ	rities – define		CO1 to CO9	L2, L3, L4
– Slip test				
Final C	IA Marks	40	-	-

Note : Blooms Level in last column shall match with A.2 above.

### D1. TEACHING PLAN - 1

### Module – 1

Title:	Divide and Conquer	Appr	16 Hrs
		Time:	
а	Course Outcomes	-	Blooms
-	The student should be able to:	-	Level
1	Acquiring the knowledge on digital design and different modeling concepts	CO1	L2
2			
b	Course Schedule		
Class No	Module Content Covered	CO	Level
1	Overview of Digital Design with Verilog HDL Evolution of CAD	C01	L2
2	Emergence of HDLs	C01	L2
3	Typical HDL-flow, why Verilog HDL?	C01	L2
4	Trends in HDLs	C01	L2
5	Hierarchical Modeling Concepts Top-down design methodology,	CO2	L2
6	Bottom-up design methodology	CO2	L2
7	differences between modules and module instances	CO2	L2
8	Parts of a simulation,	CO2	L2
9	Design block	CO2	L2
10	Stimulus block	CO2	L2
C	Application Areas	СО	Level
1	Understanding the design of digital system	CO1, CO2	L2
2			
d	Review Questions		
1	Discuss in brief about the evolution of CAD tools and HDLs used in digital system design	CO1	L2
2	Explain the typical VLSI IC design flow with the help of flow chart.	CO1	L2
3	Discuss the trends in HDLs?	CO1	 L2

SINSTITUTE OF A	SKIT	Teaching Process	Rev No.:	1.0
	Doc Code:	EC.SKIT.Ph5b1.F02	Date: 11	-07-2019
*BANGALORE*	Title:	Course Plan	Page: 11	/ 31
Copyright ©20	17. cAAS. All rights reser	ved.		
4	Why Verilog HI	DL has evolved as popular HDL in digital circuit design?	CO1	L2
5	Explain the a based design.	dvantages of using HDLs over traditional schemati	c CO1	L2
6	Describe the methodologies	digital system design using hierarchical designer.	n CO2	L2
7	Apply the top- of ripple carry	-down design methodology to demonstrate the design counter.	n CO2	L3
8	Apply the bott of 4–bit ripple	om-up design methodology to demonstrate the design carry adder.	n CO2	L3
9	Write Verilog H	IDL program to describe the 4-bit ripple carry counter.	CO2	L3
10	Define Module of Verilog HDL	and an Instance. Describe 4 different description style	s CO2	L2
11	Differentiate si	imulation and synthesis. What is stimulus?	CO2	L3
12	Write a test be	nch to test the 4-bit ripple carry counter.	CO2	L3
13	Write a test be	nch to test the 4-bit ripple carry adder.	CO2	L3
e	Experiences		_	_
1				
2				
3				
4				
5				

### Module - 2

Title:	Divide and Conquer	Appr	10 Hrs
		Time:	
а	Course Outcomes	_	Blooms
-	The student should be able to:	-	Level
1	Analyzing the structure of verilog program and usage of tasks and directives	CO3	L4
b	Course Schedule	_	-
Class No	Module Content Covered	CO	Level
1	Basic Concepts Lexical conventions,	CO3	L2
2	Lexical conventions,	CO3	L2
3	data types,	CO3	L2
4	data types	CO3	L2
5	system tasks,	CO3	L2
6	compiler directives.	CO3	L2

Checked by

THISTITUTE OF	SKIT	Teaching Process	Rev No.: 1	.0
ean Kriss	Doc Code:	EC.SKIT.Ph5b1.F02	Date: 11-0	07-2019
BANGALOR	Title:	Course Plan	Page: 12 /	31
Copyright ©2	017. cAAS. All rights reser		CO4	L3
	Module definit		201	
8	port declaratio	n,	CO4	L3
9	connecting po	orts,	CO4	L3
10	hierarchical na	me referencing	CO4	L3
С	Application A	Areas	СО	Level
1	Writing verilog	programs to design digital systems.	CO3	L3
2				
d	Review Ques		-	-
1		exical conventions used in Verilog HDL with examples.	CO3	L2
2	•	nt data types of Verilog HDL with examples m tasks and compiler directives?	CO3 CO3	L2 L2
3 4		uses of \$monitor, \$display and \$finish system tasks		L2 L2
4	Explain with explain			
5	-	e, `timescale and `include compiler directives.	CO3	L2
6	•	mponents of Verilog HDL module.	CO4	L2
7		omponents of SR latch? Write Verilog HDL module of S		 L3
	latch.			
8	Explain the di	fferent types of ports supported by Verilog HDL wit	h CO4	L3
	examples.			
9	Explain the po	rt connection rules of Verilog HDL with examples.	CO4	L3
10	How hierarchic	cal names helps in addressing any identifier used in th	e CO4	L3
	-	ny other level of hierarchy? Explain with examples.		
11		pasic components of a module? Which components an	re CO4	L2
	mandatory?			
	Exporiences			
<b>e</b>	Experiences		-	
2				
3				
4				
5				

#### E1. CIA EXAM – 1

### a. Model Question Paper - 1

Crs Cod	e:	15EC53	Sem:	5	Marks:	30	Time:	75	minut	es	
Cou	rse:	Verilog H	DL	I	I.						
-	-	Note: An	iswer any	one qu	estions from	each m	odule.		Mark s	CO	Leve
		MODULE	-1								
1	a	Explain the typical VLSI IC design flow with the help of flow chart.							08	CO1	L2
	b	Explain t based des		tages of	using HDLs	over trac	ditional schem	natic	07	CO1	L2
2	a	Describe the digital system design using hierarchical desig methodologies.						sign	08	CO2	L2
	b		lodule and Verilog HD		tance. Descri	be 4 dif	ferent descrip	tion	07	CO2	L2
		MODULE	-2								
3	a	Explain di	ifferent da	ta types o	of Verilog HDL	with exa	mples		08	CO3	L2
	b	What are <sup>-</sup> latch.	the compo	onents of	SR latch? Writ	e Verilog	HDL module o	of SR	07	CO3	L2
4	a	Explain `	define, `ti	mescale a	nd `include c	ompiler o	directives.		08	CO4	L2
	b	Explain th	ne compor	ients of V	erilog HDL mo	odule.			07	CO4	L2

### b. Assignment -1

Note: A distinct assignment to be assigned to each student.

			Мо	del Assignmen	t Questio	ns			
Crs Cod	e: 15EC53	Sem:	5	Marks:	3 / 5	Time:	90 - 120	) minu	tes
Course:	Verilog H	DL		I					
Note: Ea	ch student t	o answer 2-	-3 assi	gnments. Each	assignm	ent carries equ	al mark.		
SNo	SNo USN Assignment Description						Mark	СО	Level
							S		
1.	1KT16EC00	Discuss in	n brief	about the evo	olution of	CAD tools an	d 5	CO1	L2
	3	HDLs used	l in dig	ital system de	sign				
2.	1KT16EC00	Explain th	e typic	al VLSI IC des	ign flow	with the help o	of 5	CO1	L2
	4	flow chart							
3.	1KT16EC00	Discuss th	e trend	ls in HDLs?			5	CO1	L2
	5								
4.	1KT16EC00	Why Verilo	og HDL	has evolved	as popula	ar HDL in digita	al 5	CO1	L2
	8	circuit des	-		•	-			

SUNSTITUTE OF	SKIT	Teaching Process	Rev No	.: 1.0	
San Krist	Doc Cod	e: EC.SKIT.Ph5b1.F02	Date: 1	1-07-2	2019
- BANGALORE	Title:	Course Plan	Page: 1	4 / 31	
	17. cAAS. All rights r		-	601	1.2
5.		Explain the advantages of using HDLs over traditional schematic based design.	5	CO1	L2
6.		Describe the digital system design using hierarchical design methodologies.	5	CO2	L2
7.		Apply the top-down design methodology to demonstrate the design of ripple carry counter.	8	CO2	L2
	1KT16EC01	Apply the bottom-up design methodology to demonstrate the design of 4-bit ripple carry adder.	8	CO2	L2
9.	1KT16EC01	Write Verilog HDL program to describe the 4-bit ripple carry counter.	8	CO2	L2
	1KT16EC01	Define Module and an Instance. Describe 4 different description styles of Verilog HDL	8	CO2	L2
		Differentiate simulation and synthesis. What is stimulus?	8	CO2	L2
12.	- 1KT16EC02 2	Write a test bench to test the 4-bit ripple carry counter.	8	CO2	L3
	- 1KT16EC02 3	Write a test bench to test the 4-bit ripple carry adder.	8	CO2	L3
14.	1KT16EC02	Describe the lexical conventions used in Verilog HDL with examples.	8	CO3	L2
	1KT16EC02	Explain different data types of Verilog HDL with	8	CO3	L2
	1KT16EC02	examples What are system tasks and compiler directives?	8	CO3	L2
17.		What are the uses of \$monitor, \$display and \$finish	8	CO3	L2
	1KT16EC02	system tasks? Explain with examples. Explain `define, `timescale and `include compiler	8	CO3	L2
		directives. Explain the components of Verilog HDL module.	8	CO3	L2
20.	9 1KT16EC03	What are the components of SR latch? Write Verilog HDL	8	CO3	L3
		module of SR latch. Explain the different types of ports supported by Verilog	8	CO3	L2
22.	3	HDL with examples. Explain the port connection rules of Verilog HDL with		CO4	L2
	5	examples.		CO4	
	7	How hierarchical names helps in addressing any identifier used in the design from any other level of hierarchy? Explain with examples.	-	CU4	L2
		What are the basic components of a module? Which components are mandatory?	8	CO4	L2
25.		Discuss in brief about the evolution of CAD tools and	5	CO1	L2

HISTITUTE CA. HI
*BANGALORE*

	SKIT	Teaching Process	Rev No.: 1.0
)	Doc Code:	EC.SKIT.Ph5b1.F02	Date: 11-07-2019
	Title:	Course Plan	Page: 15 / 31

right ©2	2017. cAAS. All rights	reserved.			
	3	HDLs used in digital system design			
26.	1KT16EC41 7	Explain the typical VLSI IC design flow with the help of flow chart.	5	CO1	L2
~ 7				601	
27.	1K116EC42	Discuss the trends in HDLs?	5	CO1	L2
28.	1KT15EC01		5	CO1	L2
20	6	circuit design?		601	
29.	1KT15EC02 7	Explain the advantages of using HDLs over traditional schematic based design.	5	CO1	LŹ
30.	1KT15EC06 6	Describe the digital system design using hierarchical design methodologies.	5	CO2	Lź
31.	1KT16EC04	Apply the top-down design methodology to	8	CO2	Lź
	1	demonstrate the design of ripple carry counter.			
32.	1KT16EC04 2	Apply the bottom-up design methodology to demonstrate the design of 4-bit ripple carry adder.	8	CO2	L2
33.	1KT16EC04 3	Write Verilog HDL program to describe the 4-bit ripple carry counter.	8	CO2	Lź
34.	1KT16EC04		8	CO2	Lź
35.	4 1KT16EC04	Differentiate simulation and synthesis. What is stimulus?	8	CO2	Lź
	5				
36.	1KT16EC04 7	Write a test bench to test the 4-bit ripple carry counter.	8	CO2	L3
37.	1KT16EC04 8	Write a test bench to test the 4-bit ripple carry adder.	8	CO2	L3
38.	-	Describe the lexical conventions used in Verilog HDL	8	CO3	Lź
20	9	with examples.	0	603	
39.	0	Explain different data types of Verilog HDL with examples	8	CO3	Lź
40.	1KT16EC05 1	What are system tasks and compiler directives?	8	CO3	Lź
41.	1KT16EC05 2	What are the uses of \$monitor, \$display and \$finish system tasks? Explain with examples.	8	CO3	Lź
42.	- 1KT16EC05 3		8	CO3	Lź
43.	1KT16EC05		8	CO3	Lź
44.	•	What are the components of SR latch? Write Verilog HDL module of SR latch.	8	CO3	L3
45.	1KT16EC05	Explain the different types of ports supported by Verilog	8	CO3	Lź
	9	HDL with examples.			
46.	1KT16EC06	Explain the port connection rules of Verilog HDL with	8	CO4	Lź

of the	SKIT	Teaching Process	Rev No.: 1.0
RE THINGLOGY	Doc Code:	EC.SKIT.Ph5b1.F02	Date: 11-07-2019
ORE	Title:	Course Plan	Page: 16 / 31

pyright ©2	2017. cAAS. All rights				
	1	examples.			
47.	1KT16EC06 3	How hierarchical names helps in addressing any identifier used in the design from any other level of hierarchy? Explain with examples.	8	CO4	L2
4.0	1// 71 65 60 6			604	
48.	1KT16EC06 4	What are the basic components of a module? Which components are mandatory?	8	CO4	L2
49.	1KT16EC06 6	Apply the top-down design methodology to demonstrate the design of ripple carry counter.	8	CO2	L2
50.	1KT16EC06 7	Apply the bottom-up design methodology to demonstrate the design of 4-bit ripple carry adder.	8	CO2	L2
51.	1KT16EC06 8	Write Verilog HDL program to describe the 4-bit ripple carry counter.	8	CO2	L2
52.	1KT16EC06 9	Define Module and an Instance. Describe 4 different description styles of Verilog HDL	8	CO2	L2
53.	1KT16EC07 0	Differentiate simulation and synthesis. What is stimulus?	8	CO2	L2
54.	1KT16EC07 3	Write a test bench to test the 4-bit ripple carry counter.	8	CO2	L3
55.	1KT16EC07 4	Write a test bench to test the 4-bit ripple carry adder.	8	CO2	L3
56.	1KT16EC07 7	Describe the lexical conventions used in Verilog HDL with examples.	8	CO3	L2
57.	1KT16EC07 8	Explain different data types of Verilog HDL with examples	8	CO3	L2
58.	1KT17EC40 2	What are system tasks and compiler directives?	8	CO3	L2
59.	1KT17EC40 3	What are the uses of \$monitor, \$display and \$finish system tasks? Explain with examples.	8	CO3	L2
60.	1KT17EC40 6	Write a test bench to test the 4-bit ripple carry counter.	8	CO3	L2
61.	1KT17EC40 8	Write a test bench to test the 4-bit ripple carry adder.	8	CO3	L2
62.	1KT16EC07 9	Describe the lexical conventions used in Verilog HDL with examples.	8	CO3	L2
63.	1KT16EC08 0	Explain different data types of Verilog HDL with examples	8	CO3	L2

## D2. TEACHING PLAN – 2

Module – 3

Title:	Divide and Conquer	Appr	16 Hrs	
THUE.	Divide and Conquer	дррі	101113	i -

MANUTURE OF CONTRACTOR	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	EC.SKIT.Ph5b1.F02	Date: 11-07-2019
	Title:	Course Plan	Page: 17 / 31

		Time:	
а	Course Outcomes	-	Blooms
-	The student should be able to:	-	Level
1	Design digital circuits using gate level modeling with test bench	CO5	L3
2	Design digital circuits using data-flow level modeling with test bench	CO6	L3
b	Course Schedule		
Class No	Module Content Covered	CO	Level
1	Gate-Level Modeling	CO5	L3
	Modeling using basic Verilog gate primitives		
2	Description Of And/Or And Buf/Not Type Gates	CO5	L3
3	Description Of Buf/Not Type Gates	CO5	L3
4	Rise, Fall And Turn-Off Delays	CO5	L3
5	Min, Max, And Typical Delays	CO6	L2
6	Data-flow Modeling	CO6	L3
	Continuous assignments,		
7	Delay Specification	CO6	L3
8	Expressions	CO6	L2
9	Operators	CO6	L2
10	Operands	CO6	L3
11	Operator Types	CO6	L3
12	Examples	CO6	L3
С	Application Areas	CO	Level
1	Writing the program to design digital circuits in verilog.	CO1	L3
2		CO2	L4
d	Review Questions	_	_
1	Write the truth table of all the basic gates. Input values consisting of '0', '1', 'x', 'z'.	CO5	L2
2	What are the primitive gates supported by Verilog HDL? Write the Verilog HDL statements to instantiate all the primitive gates	CO5	L3
3	Use gate level description of Verilog HDL to design 4 to 1 multiplexer. Write truth table, top-level block, logic expression and	CO5	L3
	logic diagram. Also write the stimulus block for the same.	<u> </u>	1.2
4	Explain the different types of buffers and not gates with the help of truth table, logic symbol, logic expression (bufif, buf, not, notif).	CO5	L3
5	Use gate level description of Verilog HDL to describe the 4-bit ripple carry counter. Also write a stimulus block for 4-bit ripple carry adder.	CO5	L3
6	How to model the delays of a logic gate using Verilog HDL? Give	CO5	L3

	SKIT	Teaching Process	Rev No.: 1.	0		
A REAL PROPERTY OF A REAL PROPER	Doc Code:	EC.SKIT.Ph5b1.F02	Date: 11-0	Date: 11-07-2019		
-BANGALORE*	Title:	Course Plan	Page: 18 /	31		
	7. cAAS. All rights reserve					
	-	so explain the different delays associated with digita	al			
	circuits.					
	-	el description to implement function $y = a.b + c$ , with		L2		
		its of gate delay for AND and OR gate respectively. Als	0			
		ulus block and simulation waveform.	COL	1.2		
	-	escribe the continuous assignment statement	CO5	L3		
9		ferent delays associated with logic circuit are modele	d CO6	L3		
	using dataflow	-	606			
	_	ent operators supported by Verilog HDL.	CO6	L3		
	-	pression associated with dataflow description? What ar	e CO6	L3		
		ypes of operands in an expression?	606			
	-	recedence of operators.	CO6	L3		
		description style of Verilog HDL to design 4:	1 CO6	L3		
	-	ith and without using conditional operator.				
		description style of Verilog HDL to design 4-bit adde	r CO6	L3		
	using	la sta				
	i. Ripple carry					
	ii. Carry look a	-		L3		
		description style, gate level description of Verilog HD		L3		
	-	it ripple carry counter. Also write the stimulus block t	0			
	verify the sam	e.				
<b>e</b>	Experiences		 CO1	-		
-			COT	L2		
2						
3						
4			CO3	L3		
5						

### Module - 4

Title:	Divide and Conquer	Appr	16 Hrs
		Time:	
а	Course Outcomes	-	Blooms
-	The student should be able to:	-	Level
1	Design digital circuits using behavioral style of modeling with test	CO5	L2
	bench		
2			
b	Course Schedule		
Class No	Module Content Covered	CO	Level

SHISTITUTE OF THE	SKIT	Teaching Process	Rev No.: 1	.0
A CONTRACT OF A	Doc Code:	Date: 11-07-2019		
*BANGALORE*			Page: 19 /	31
	7. cAAS. All rights reserv			
	Behavioral M Structured pro	-	C07	L3
2	Initial And Alw	C07	L3	
3	Initial And Alw	ays	C07	L3
4	Blocking And N	Non-Blocking Statements	C07	L3
5	Blocking And N	Non-Blocking Statements	C07	L3
6	Delay Control		C07	L3
7	Generate State	ment	C07	L3
8	Event Control		C07	L3
9	Conditional Sta	atements	C07	L3
10	Conditional Sta	atements	C07	L3
11	Multi-Way Brai	nching	C07	L3
12	Loops		C07	L3
13	Loops		C07	L3
14	Sequential And	Parallel Blocks.CO7	C07	L3
	Application A		СО	Level
	Design Of Digi	tal Circuits	C07	L3
2			C07	L4
		-		
	Review Ques		-	-
		ollowing statements with an example: initial and alway		L3
	What are block with examples	king and non-blocking assignment statements? Explai	n CO7	L3
3	With syntax e	explain conditional, branching and loop statement	s CO7	L3
	available in Ve	rilog HDL behavioural		
	description.			
4	Describe seque	ential and parallel blocks of Verilog HDL.	C07	L3
5	Write Verilog H	IDL program of 4:1 mux using CASE statement.	C07	L3
6	Write Verilog F	IDL program of 4:1 mux using If-else statement.	C07	L3
7	Write Verilog H	IDL program of 4-bit synchronous up counter.	C07	L3
8	Write Verilog H	IDL program to simulate traffic signal controller.	C07	L3
	Experiences		-	-
1			C07	L2
2				
3				
4			CO8	L3
5				

JA INSTITUTE OF IT	
KHISH	
#BANGALORE*	

#### E2. CIA EXAM – 2

## a. Model Question Paper - 2

Crs Cod	<u>.</u> .	15EC53	Sem:	5	Marks:	30	Time:	75 minut	es	
Cou		Verilog H								
-	<b>-</b>	-		/ ONE qu	estions from	ı each m	nodule.	Mark s	со	Level
1	a	Explain th	ne logic ga	te primiti	ves with logic	symbol a	and truth table.	08	CO5	L2
	b	Construct	: a verilog	model for	r 8:1 multiple:	xer		07	CO5	L3
2	a		List and explain the types of operators used in verilog. i) Arithmetic ii) Bitwise iii)Relational iv)Equality						CO6	L2
	b	Construct	: a verilog	module fo	or 4 bit Carry	Look Ahe	ead Adder (CLA)	. 07	CO6	L2
3	a	-	ne delay c th suitable			l in beha	vioral modeling	of 08	CO7	L2
	b			-	ption for 4: deling of verile		lexer using c	ase 07	CO7	L3
4	a	-	he condit for each t		tements with	syntax	and mention	the <sup>08</sup>	CO7	L2
	b	With exa modeling		plain the	structured	procedui	res in behavio	oral 07	CO7	L3

#### b. Assignment – 2

Note: A distinct assignment to be assigned to each student.

				Mod	el Assignment	Questi	ons			
Crs Coc	Crs Code: 15EC53		Sem:	5	Marks:	5	Time:	90–120 minutes		S
Course:		Verilog H	IDL		·					
Note: Ea	ach st	udent to	answer 2-3	3 assign	ments. Each a	signm	ent carries equal n	nark.		
SNo	ι	JSN		As	signment De	scripti	on	Mark	CO	Level
								S		
1.	1KT1	6EC003	Write the t	ruth tal	ole of all the	basic g	gates. Input values	s 6	CO5	L2
			consisting o	of '0', '1	', 'x', 'z'.					
2.	1KT1	6EC004	What are tl	he prim	itive gates su	pporte	d by Verilog HDL	? 6	CO5	L3
			Write the \	Verilog	HDL statemer	its to	instantiate all the	e		
			primitive ga	ates						
3.	1KT1	6EC005	Use gate le	vel deso	ription of Ver	log HC	DL to design 4 to 1	16	CO5	L4
			multiplexer	. Write	truth table,	top-	level block, logi	c		
			expression	and lo	gic diagram.	Also N	write the stimulus	s		
			block for th	e same.						

STITE STITE	DTE OF TROP	SKI	T Teaching Process	Rev No	o.: 1.0				
SAI KRIS			ode: EC.SKIT.Ph5b1.F02	Date: 1	11-07-2	2019			
BANG	ALORE	Title	Title: Course Plan			Page: 21 / 31			
		-	hts reserved.	C	COL	1.2			
4.	IKIIO		Explain the different types of buffers and not gates with	6	CO5	L3			
			the help of truth table, logic symbol, logic expression (bufif, buf, not, notif).						
5.	16116	FC011	Use gate level description of Verilog HDL to describe the	6	CO5	L3			
5.		20011	4-bit ripple carry counter. Also write a stimulus block for	Ū		LJ			
			4-bit ripple carry adder.						
6.	1KT16		How to model the delays of a logic gate using Verilog HDL?	8	CO5	L3			
			Give examples. Also explain the different delays						
			associated with digital circuits.						
7.	1KT16	EC014	Write gate level description to implement function $y = a.b$	8	CO5	L3			
			+ c, with 5 and 4 time units of gate delay for AND and OR						
			gate respectively. Also write the stimulus block and						
			simulation waveform.						
			With syntax describe the continuous assignment statement	8	CO6	L3			
9.	1KT16	EC016	Show how different delays associated with logic circuit are	8	CO6	L3			
			modeled using dataflow description.						
			Explain different operators supported by Verilog HDL.	8	CO6	L3			
11.	1KT16	EC020	· · · · · · · · · · · · · · · · · · ·	8	CO6	L3			
			description? What are the different types of operands in an						
12	1// 1/		expression?	8	<u> </u>	1.2			
			Discuss the precedence of operators.	-	CO6	L3			
13.	IKIIC	EC023	Use dataflow description style of Verilog HDL to design 4:1 multiplexer with and without using conditional operator.	8	CO6	L3			
14	14716	EC024	Use dataflow description style of Verilog HDL to design 4-	8	CO6	L3			
14.	IKIIU		bit adder using	0	200	LJ			
			i. Ripple carry logic.						
			ii. Carry look ahead logic.						
15.	1KT16	EC025	Use dataflow description style, gate level description of	8	CO6	L3			
			Verilog HDL to design 4-bit ripple carry counter. Also write						
			the stimulus block to verify the same.						
16.	1KT16	EC026	Describe the following statements with an example: initial	8	C07	L3			
			and always						
17.	1KT16	EC027	What are blocking and non-blocking assignment	8	C07	L3			
			statements? Explain with examples.						
18.	1KT16	EC028	With syntax explain conditional, branching and loop	7	C07	L3			
			statements available in Verilog HDL behavioural						
			description.						
			Describe sequential and parallel blocks of Verilog HDL.	8	C07	L3			
20.	1KT16	EC032	Write Verilog HDL program of 4:1 mux using CASE	5	C07	L3			
	• • <b>/ —</b> = - =		statement.						
21.	IKT16	EC033	Write Verilog HDL program of 4:1 mux using If-else	6	C07	L3			
			statement.						

34 MSTI	TUTE OF THE	SKI	Т	Teaching Process	Rev No	o.: 1.0		
Sell KRIISH		Doc C	ode:	EC.SKIT.Ph5b1.F02	Date: 1	1-07-2	2019	
*BANG	SALORE*	Title	e:	Course Plan	Page: 22 / 31			
		AAS. All rig	1			· ·		
22.	1KT16		Verilog HDL program of 4-bit synchronous up er.	6	C07	L3		
23.	1KT16	EC407	Write contro	Verilog HDL program to simulate traffic signal oller.	8	C07	L3	
24.	1KT16			the truth table of all the basic gates. Input values sting of '0', '1', 'x', 'z'.	6	CO5	L2	
25.	1KT16		Write	are the primitive gates supported by Verilog HDL? the Verilog HDL statements to instantiate all the tive gates		CO5	L3	
26.	1KT16		multir expre	ate level description of Verilog HDL to design 4 to 1 plexer. Write truth table, top–level block, logic ssion and logic diagram. Also write the stimulus for the same.		CO5	L4	
27.	1KT16		the h	in the different types of buffers and not gates with elp of truth table, logic symbol, logic expression , buf, not, notif).		CO5	L3	
28.	1KT15		4-bit	ate level description of Verilog HDL to describe the ripple carry counter. Also write a stimulus block for ripple carry adder.		CO5	L3	
29.	1KT15		Give	to model the delays of a logic gate using Verilog HDL? examples. Also explain the different delays iated with digital circuits.		CO5	L3	
30.	1KT15	EC066	+ c, v gate	gate level description to implement function $y = a.b$ with 5 and 4 time units of gate delay for AND and OR respectively. Also write the stimulus block and ation waveform.		CO5	L3	
31.	1KT16	EC041	With s	syntax describe the continuous assignment statement	8	CO6	L3	
32.	1KT16	EC042		how different delays associated with logic circuit are led using dataflow description.	8	CO6	L3	
33.	1KT16	EC043	Explai	in different operators supported by Verilog HDL.	8	CO6	L3	
34.	1KT16	EC044	descri	is an expression associated with dataflow iption? What are the different types of operands in an ssion?		CO6	L3	
35.	1KT16	EC045	Discu	ss the precedence of operators.	8	CO6	L3	
36.	1KT16	EC047		ataflow description style of Verilog HDL to design 4:1 plexer with and without using conditional operator.	8	CO6	L3	
37.	1KT16		Use d bit ad i. Ripp	ataflow description style of Verilog HDL to design 4– der using ple carry logic. ry look ahead logic.	8	CO6	L3	
38.	1KT16	EC049		lataflow description style, gate level description of g HDL to design 4-bit ripple carry counter. Also write		CO6	L3	

MULTIUFE OF CONTROL OF	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	EC.SKIT.Ph5b1.F02	Date: 11-07-2019
	Title:	Course Plan	Page: 23 / 31

Copyright ©2017. cAAS. All rights reserved.	

opyrigr	nt ©2017. cAAS. All rig				
		the stimulus block to verify the same.			
39.	1KT16EC050	Describe the following statements with an example: initial and always	8	C07	L
40.	1KT16EC051	What are blocking and non-blocking assignment statements? Explain with examples.	8	C07	L
41.	1KT16EC052	With syntax explain conditional, branching and loop statements available in Verilog HDL behavioural description.	7	C07	L
42.	1KT16EC053	Describe sequential and parallel blocks of Verilog HDL.	8	C07	L
43.	1KT16EC057	Write Verilog HDL program of 4:1 mux using CASE statement.	5	C07	L
44.	1KT16EC058	Write Verilog HDL program of 4:1 mux using If-else statement.	6	C07	L
45.	1KT16EC059	Write Verilog HDL program of 4-bit synchronous up counter.	6	C07	L
46.	1KT16EC061	Write Verilog HDL program to simulate traffic signal controller.	8	C07	L
47.	1KT16EC063	Write the truth table of all the basic gates. Input values consisting of '0', '1', 'x', 'z'.	6	CO5	L
48.	1KT16EC064	What are the primitive gates supported by Verilog HDL? Write the Verilog HDL statements to instantiate all the primitive gates	6	CO5	L
49.	1KT16EC066	Use gate level description of Verilog HDL to design 4 to 1 multiplexer. Write truth table, top-level block, logic expression and logic diagram. Also write the stimulus block for the same.	6	CO5	L
50.	1KT16EC067	Explain the different types of buffers and not gates with the help of truth table, logic symbol, logic expression (bufif, buf, not, notif).	6	CO5	L
51.	1KT16EC068	Use gate level description of Verilog HDL to describe the 4-bit ripple carry counter. Also write a stimulus block for 4-bit ripple carry adder.	6	CO5	L
52.	1KT16EC069	How to model the delays of a logic gate using Verilog HDL? Give examples. Also explain the different delays associated with digital circuits.	8	CO5	L
53.	1KT16EC070	Write gate level description to implement function $y = a.b + c$ , with 5 and 4 time units of gate delay for AND and OR gate respectively. Also write the stimulus block and simulation waveform.	8	CO5	L
54.	1KT16EC073	With syntax describe the continuous assignment statement	8	CO6	L
55.	1KT16EC074	Show how different delays associated with logic circuit are modeled using dataflow description.	8	CO6	L

ALL AND THE OWNER	TUTE OF ARCH	SKI	Т	Teaching Process					Rev No.: 1.0			
POTONI		Doc Code: EC.SKIT.Ph5b1.F02							Date: 11-07-2019			
BANG	GALORE	Title	e: O	Course Plan						Page: 24 / 31		
Copyrigh	nt ©2017.	cAAS. All rig	nts reserve	d.								
56.	1KT16	5EC077	Explai	n dif	feren	t operators su	upported by V	/erilog	HDL.	8	CO6	L3
57.	1KT16	5EC078	What	is	an	expression	associated	with	dataflow	8	CO6	L3
		description? What are the different types of operands in ar						ands in an				
		expression?										

		expression?			
58.	1KT17EC402	Discuss the precedence of operators.	8	CO6	L3
59.	1KT17EC403	Use dataflow description style of Verilog HDL to design 4:1	8	CO6	L3
		multiplexer with and without using conditional operator.			
60.	1KT17EC406	Use dataflow description style of Verilog HDL to design 4-	8	CO6	L3
		bit adder using			
		i. Ripple carry logic.			
		ii. Carry look ahead logic.			
61.	1KT17EC408	Use dataflow description style, gate level description of	8	CO6	L3
		Verilog HDL to design 4-bit ripple carry counter. Also write			
		the stimulus block to verify the same.			
62.	1KT16EC079	Describe the following statements with an example: initial	8	C07	L3
		and always			
63.	1KT16EC080	What are blocking and non-blocking assignment	8	C07	L3
		statements? Explain with examples.			

## D3. TEACHING PLAN - 3

### Module - 5

Title:	Divide and Conquer	Appr	16 Hrs
		Time:	
а	Course Outcomes	-	Blooms
-	The student should be able to:	-	Level
1	Acquiring the knowledge on basics of VHDL and difference between verilog and VHDL	CO6	L2
2	Design digital circuits using VHDL programming	C07	L3
b	Course Schedule		
Class No	Module Content Covered	CO	Level
1	Introduction to VHDL	CO8	12
	Introduction:		
2	Why use VHDL?, Shortcomings,	CO8	L2
3	Using VHDL for Design Synthesis,	CO8	L2
4	Design tool flow,	CO8	L2
5	Font conventions.	CO8	L2
6	Entities and Architectures: Introduction,	CO9	L2
7	A simple design,	CO9	L3

	SKIT	Teaching Process	Rev No.: 1	.0				
BALL REAL	Doc Code:	EC.SKIT.Ph5b1.F02	Date: 11-0	Date: 11-07-2019				
BANGALORE*	Title:	Course Plan	Page: 25 /	31				
	17. cAAS. All rights reser		600	1.2				
	Design entities	δ,	CO9	L3				
	Identifiers,		CO9	L3				
	Data objects,		CO9	L3				
	Data types,		CO9 CO9	L3 L3				
12	Attributes	tributes						
C	Application <i>I</i>	Areas	СО	Level				
1	Writing the pro	ogram at to design digital circuits using VHDL	CO9	L3				
2								
d	Review Ques	tions		_				
1	Discuss the ev	olution of VHDL	CO6	L2				
2	List and explai	in the advantages and benefits of using VHDL?	CO6	L2				
3	In brief discus	s the shortcomings of VHDL	CO6	L2				
4	Explain the dig	gital system synthesis using VHDL in detail.	CO6	L2				
5	With tool flow	diagram explain design tool flow	CO6	L2				
6	Explain the co	mponents of VHDL program.	C07	L3				
7	Define entity.	Explain different types of ports used in VHDL entity.	C07	L3				
8	Explain differe	nt description styles supported by VHDL with example	. CO7	L3				
9	Compare diffe	rent description styles of VHDL with examples.	C07	L3				
10	Explain the dif	ferent data objects, data types of VHDL.	C07	L3				
11	What are attrik	outes? Explain with examples.	C07	L3				
12	Write the entit	y declaration 2-bit magnitude comparator.	C07	L3				
е	Experiences		-					
1			CO10	L2				
2								
3								
4			CO9	L3				
5								

## E3. CIA EXAM - 3

### a. Model Question Paper - 3

Crs		15EC53	Sem:	5	Marks:	30	Time:	75 minutes			
Cod	e:										
Cou	rse:	Verilog HD	)L					·			
-	-	Note: Ans	Note: Answer any 2 questions, each carry equal marks.								
								S			
1	a	Explain the	e advanta	iges and o	disadvantages	of VHDL		08	CO8	L3	
	b	Write a brief note on designing an entity in VHDL.						07	CO8	L3	

A HE		SKIT	Rev No	Rev No.: 1.0		
SIRI KRIS		Doc Code:	EC.SKIT.Ph5b1.F02	Date: 11-07-2019		
BA	Title: Course Plan					
Copyric	ght ©201	7. cAAS. All rights reserve	ved.			
2	a	Define entity.	Explain different types of ports used in VHDL entity.	08	CO8	L3
	b	Explain diff	erent description styles supported by VHDL with	n 07	CO9	L3
		example.				
3	a	What are attril	outes? Explain with examples.	08	CO8	L3
	b	Write the entit	y declaration 2-bit magnitude comparator.	07	CO9	L3
4	a	Explain the di	08	CO9	L3	
	b	With tool flow	diagram explain design tool flow	07	CO	L3

### b. Assignment - 3

Note: A distinct assignment to be assigned to each student.

			Mode	el Assignment	Question	IS			
Crs Cod	de: 15EC53	Sem:	5	Marks:	5	Time:	90-120	minute	s
Course:	Verilog	HDL							
Note: Ea	ach student to	answer 2	-3 assign	ments. Each a	ssignmen	t carries equal	mark.		
SNo	USN		Ass	signment De	scriptior	1	Mark	СО	Level
							S		
1.	1KT16EC003						5	CO9	L2
2.	1KT16EC004	List and VHDL?	explain t	he advantage	es and b	enefits of usir	ng 5	CO9	L3
3.	1KT16EC005	In brief d	liscuss the	shortcoming	s of VHDL	-	5	CO9	L2
4.	1KT16EC008	1KT16EC008 Explain the digital system synthesis using VHDL in detail.					. 5	CO9	L3
5.	1KT16EC011	With tool	flow diag	ram explain d	esign too	l flow	5	CO9	L2
6.	1KT16EC012	Explain t	he compo	nents of VHDI	_ program	ı.	5	CO9	L3
7.	1KT16EC014	Define of VHDL ent		olain differen	t types o	of ports used	in 5	CO9	L2
8.	1KT16EC015	Explain with exan		description s	tyles sup	ported by VHE	DL 5	CO9	L3
9.	1KT16EC016	Compar examples		nt descriptio	n styles	of VHDL wi	th 5	CO9	L2
10.	1KT16EC018	Explain t	he differer	nt data object	s, data typ	pes of VHDL.	5	CO9	L3
11.	1KT16EC020	What are	attributes	? Explain with	example	s.	5	CO9	L2
12.	1KT16EC022	Write the	entity deo	claration 2-bi	t magnitu	de comparator.	5	CO9	L3
13.	1KT16EC023	Discuss tl	he evolutio	on of VHDL			5	CO9	L2
14.	1KT16EC024	List and VHDL?	explain t	he advantage	es and b	enefits of usir	ng 5	CO9	L3
15.	1KT16EC025	In brief d	liscuss the	shortcoming	s of VHDL	-	5	CO9	L2
16.	1KT16EC026	Explain t	he digital	system synthe	esis using	VHDL in detail	. 5	CO9	L3
17.	1KT16EC027	With tool	flow diag	ram explain d	esign too	l flow	5	CO9	L2
		1							

AND	SI	KIT	Teaching Process	Rev No	o.: 1.0	
Sel KRIS	Doc	Code:	EC.SKIT.Ph5b1.F02	Date:	11-07-2	2019
BANGI	Ti	tle:	Course Plan	Page: 2	27 / 31	
	©2017. cAAS. All	-				
19.1	IKT16EC02		ine entity. Explain different types of ports used in _ entity.	5	CO9	L2
20.	IKT16EC03		lain different description styles supported by VHDL example.	5	CO9	L3
21.	IKT16EC03		mpare different description styles of VHDL with nples.	5	CO9	L2
22.	IKT16EC03	5 Expl	ain the different data objects, data types of VHDL.	5	CO9	L3
23.	1KT16EC407 What are attributes? Explain with examples.				CO9	L2
24.	IKT16EC41	) Writ	e the entity declaration 2-bit magnitude comparator.	5	CO9	L3
			uss the evolution of VHDL	5	CO9	L2
26.	IKT16EC41	and explain the advantages and benefits of using _?	5	CO9	L3	
27.	IKT16EC42	5 In b	rief discuss the shortcomings of VHDL	5	CO9	L2
28.	IKT15EC01	6 Expl	ain the digital system synthesis using VHDL in detail.	5	CO9	L3
	IKT15EC02	-	tool flow diagram explain design tool flow	5	CO9	L2
30.	IKT15EC06		ain the components of VHDL program.	5	CO9	L3
	IKT16EC04	-	ine entity. Explain different types of ports used in	5	CO9	L2
			L entity.			
32.	IKT16EC04	2 Exp	lain different description styles supported by VHDL example.	5	CO9	L3
33.	IKT16EC04		mpare different description styles of VHDL with nples.	5	CO9	L2
34.	IKT16EC04	4 Expl	ain the different data objects, data types of VHDL.	5	CO9	L3
35.	IKT16EC04	5 Wha	t are attributes? Explain with examples.	5	CO9	L2
36.	IKT16EC04	7 Writ	e the entity declaration 2-bit magnitude comparator.	5	CO9	L3
37.	IKT16EC04	8 Discu	uss the evolution of VHDL	5	CO9	L2
38.	IKT16EC04	9 List VHDI	and explain the advantages and benefits of using _?	5	CO9	L3
39.	IKT16EC05	0 In b	rief discuss the shortcomings of VHDL	5	CO9	L2
40.	IKT16EC05	1 Expl	ain the digital system synthesis using VHDL in detail.	5	CO9	L3
41.	IKT16EC05	2 With	tool flow diagram explain design tool flow	5	CO9	L2
42.	IKT16EC05		ain the components of VHDL program.	5	CO9	L3
43.	IKT16EC05	-	ine entity. Explain different types of ports used in	5	CO9	L2
			L entity.			
44.	IKT16EC05	8 Exp	lain different description styles supported by VHDL example.	5	CO9	L3
45.	IKT16EC05	9 Co	mpare different description styles of VHDL with pples.	5	CO9	L2
46	IKT16EC06		ain the different data objects, data types of VHDL.	5	CO9	L3
			t are attributes? Explain with examples.	5	CO9	L2
	IKT16EC06		e the entity declaration 2-bit magnitude comparator.	5	CO9	L2
40.		T VVIIL	e the entity declaration 2-bit mayintude comparator.	ر	CU9	د∟

ANNOTITUTE OF THE	SKIT	Teaching Process	Rev No.: 1.0
1 Solonia	Doc Code:	EC.SKIT.Ph5b1.F02	Date: 11-07-2019
* BANGALORE*	Title:	Course Plan	Page: 28 / 31

Copyrigh	nt ©2017. cAAS. All right	hts reserved.			
49.	1KT16EC066	Discuss the evolution of VHDL	5	CO9	L2
50.	1KT16EC067	List and explain the advantages and benefits of using	5	CO9	L3
		VHDL?			
51.	1KT16EC068	In brief discuss the shortcomings of VHDL	5	CO9	L2
52.	1KT16EC069	Explain the digital system synthesis using VHDL in detail.	5	CO9	L3
53.	1KT16EC070	With tool flow diagram explain design tool flow	5	CO9	L2
54.	1KT16EC073	Explain the components of VHDL program.	5	CO9	L3
55.	1KT16EC074	Define entity. Explain different types of ports used in	5	CO9	L2
		VHDL entity.			
56.	1KT16EC077	Explain different description styles supported by VHDL	5	CO9	L3
		with example.			
57.	1KT16EC078	Compare different description styles of VHDL with	5	CO9	L2
		examples.			
58.	1KT17EC402	Explain the different data objects, data types of VHDL.	5	CO9	L3
59.	1KT17EC403	What are attributes? Explain with examples.	5	CO9	L2
60.	1KT17EC406	Write the entity declaration 2-bit magnitude comparator.	5	CO9	L3
61.	1KT17EC408	Compare different description styles of VHDL with	5	CO9	L2
		examples.			
62.	1KT16EC079	Explain the different data objects, data types of VHDL.	5	CO9	L3
63.	1KT16EC080	What are attributes? Explain with examples.	5	CO9	L2

### F. EXAM PREPARATION

### 1. University Model Question Paper

Course:		Verilog HDL Month ,						/ Year	Nov /2	2018
Crs Code:		15EC53	Sem:	5	Marks:	80	Time:	Time:		
									minutes	
-	Note	ote				Mark	СО	Leve		
										I
1		Explain a typical design flow for designing VLSI IC circuits using the block diagram				8	CO1	L2		
		Explain the different levels of Abstraction used for programming in Verilog.				8	CO1	L2		
2		Explain a top methodology.		gn method	lology and	a bottom-	-up design	8	CO2	L2
	b	Explain the factors that have made Verilog HDL popular.					8	CO2	L2	

HISTITUTE OF TROMOLOGY
*BANGALORE*

SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F02	Date: 11-07-2019
Title:	Course Plan	Page: 29 / 31

1- 7 - 5					
_				600	
3	a	Write a note on i) Comments ii) Number Specification iii) X and Z	8	CO3	L2
		values and iv)Identifiers and Keywords with suitable examples			
	b	Explain a Components of a Verilog Module with a neat block diagram.	8	CO3	L2
4	a	Explain \$display and \$monitor tasks with examples	8	CO4	L3
	b	A 4-bit parallel shift register has I/O pins as shown in the figure	8	CO4	L3
		below. Write the module definition for this shift register. Include the list of ports and port declarations			
_				605	1.2
5	a	Explain the instantiation of gates by writing a gate level module by name gates a in Verilog.	4	CO5	L3
	b	Explain regular assignment delay in dataflow level of abstraction in Verilog.	6	CO6	L3
	с	The input output expressions for 1-bit Full Adder are given as sum=	6	CO5	L3
		a $^{b}$ c; co= (a &b) (b&c) (c&a). Write the gate level abstraction of 1–			
		bit Full Adder by instantiating and, or, xor gates only.			
6		Write the Verileg description of 4 hit Pipple same Adder at Cate level	0	COF	12
6	a	Write the Verilog description of 4-bit Ripple carry Adder at Gate level Abstraction	8	CO5	L3
	b	Write a program for 4-to-1 Multiplexer, Using Conditional Operators in data-flow level of abstraction in Verilog.	8	CO6	L3
7	a	Explain combined port declaration and combined ANSI C style port declaration with examples in Verilog.	4	C07	L2
	b	Explain the conditional statements in Verilog.	6	C07	L2
	с	Write a behavioral 4 bit counter program in Verilog.	6	C07	L2
8	a	Explain different Loop statements in Verilog.	8	C07	L2
	b	Write a Verilog behavioral 4 to 1 Multiplexer program using CASE statement.	8	C07	L3
9	a	Explain the synthesis process with a block diagram.	8	C08	L2
	b	Write the VHDL entity declaration of 4- bit Ripple Carry Adder with	8	CO9	 L3
		the help of lock diagram of 4- bit Ripple Carry adder.	Ŭ		
10	a	Explain the relationship between a design entity and its entity	8	CO9	L2
10	a	declaration and architecture body in VHDL.	0		L2
	b	Explain the declaration of constant, variable and signal in VHDL with	8	CO9	L3
		examples.			

	SKIT	Teaching Process	Rev No.: 1.0
SILVA INGALORE	Doc Code:	EC.SKIT.Ph5b1.F02	Date: 11-07-2019
	Title:	Course Plan	Page: 30 / 31

## 2. SEE Important Questions

Cou	rse:	Design and Ana	lysis of Alg	jorithms			Month	/ Year	DEC /	2018
Crs	Code:	15EC53 Sem: 5 Marks: 80 Time:				180				
									minut	es
		Answer all FIVE	-	ons. All que	stions carry e	qual marks.		-	-	
Mo dul e	Qno.	Important Ques	tion					Mark s	CO	Year
1	1	Explain a typica diagram.	l design fl	ow for desig	ining VLSI IC	circuit using	g block	06	C01	2017
	2	Explain the top methodology	o down de	sign metho	dology and	bottom up	design	10	CO2	2017
2	1	With a block dia heirarachy	agram of 4	bit Ripple o	arry counter	explain the	design	10	CO2	2017
	2	Explain the trer	ids in Hard	ware Descri	ption Langua	ges(HDL).		6	CO1	2017
3	1	With a neat block diagram explain the components of verilog module						6	CO3	217
	2	Explain the follo I) nets ii) regist	-		-	-		10	CO4	2017
4	1	Explain the por	t connectio	n rules				6	CO3	217
		Explain the two an example	methods of	of connectin	g ports to ex	kternal signa	als with	10	CO4	2017
5		What are rise, verilog.	fall and tu	urn off dela	ays? How the	ey are speci	fied in	6	CO5	2017
		Design 2 to1 n specifications f write the gate le	or these ga	ates are as f	ollows:	gates. The	y delay	10	CO5	2017
		Delay	Mi	n	Тур	max	κ			
		Rise	1	I	2	3				
		Fall	3	3	4	5				
		Turn-off	5	5	6	7				

AND A CONTRACT OF A CONTRACT O
BANGALORE

SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F02	Date: 11-07-2019
Title:	Course Plan	Page: 31 / 31

6	1	Write a verilog data flow level of abstraction for 4 to 1 multiplexer using conditional operator.	6	CO6	2017
	2	Write a verilog data flow description for 4 bit full adder with carry lookahead	10	CO6	2017
7	1	Explain the blocking assignment statements and non blocking assignment statements with relevant examples	8	C07	2017
	2	Write a note on following loops statements I) while loop ii) forever loop	8	C07	2017
8	1	Explain the sequential and parallel blocks with examples	8	C07	2017
	2	Write a verilog program for 8 to 1 multiplexer using case statements	8	C07	2017
9	1	Explain the synthesis process with block diagram	8	C08	2017
	2	Write a VHDL program for 2 bit comparator using data-flow description	8	CO9	2017
10	1	Explain the declaration of constant, variable and signal in VHDL with example.	8	CO8	2017
	2	Write a VHDL program for Half adder using Behavioral description	8	CO9	2017